The latest version of Actel′s Libero integrated design environment (IDE) offers full support for the company’s newest Flash-based field-programmable gate array (FPGA) solutions: the low-power Igloo family. The Libero IDE 7.3 also provides new easy-to-use features that will aid designers utilising the mixed-signal Actel Fusion programmable system chip (PSC) and ProASIC3/E families, says Actel.
It introduces innovative internal design functions, such as the new Libero block design flow, to lower FPGA development costs and enable users to reach design closure more quickly.
The enhanced IDE also combines advanced FPGA backend technology with best-in-class design software products from Synplicity, Mentor Graphics and SynaptiCAD. Optimised for Actel's new low-power Igloo FPGA family, the Libero IDE 7.3 software supports Igloo's three power modes - Flash*Freeze, low-power active and sleep. In Flash*Freeze mode, the Igloo devices achieve ultra-low power consumption of less than 5 μW.
These innovations build on the power-optimisation toolset available in Libero, including the SmartPower analysis tool, which allows users to characterise power consumption in the Actel Igloo devices.
Best-in-class tools and ease of design
Expanding the software support network for Actel FPGAs, the Libero IDE 7.3 includes the industry-standard Synplicity Identify 2.4.1, an RTL debugger, bundled for free in the Libero Gold edition. Combining these products in an easy-to-use package, Mentor Graphics and Actel expand the synthesis options for designers.
Further, SynaptiCAD and Actel worked closely to adapt the Waveformer Lite v11 testbench generation tool to support the unique architecture of Fusion, which includes analog, embedded flash and FPGA fabric on a monolithic PSC.
The Libero IDE 7.3 also introduces advanced internal design functionality with a block design flow and extends the backend timing and power analysis software with features, such as virtual clocks and bottleneck analysis, power initialisation with timing constraints and advanced power analysis for memory blocks. These features allow designers to rapidly reach design closure and characterise their FPGA design in the context of the overall system.
The Actel Libero IDE 7.3 Platinum edition is available on Windows and Unix platforms. The enhanced Libero IDE Gold edition (free) is available on Windows.
MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...Case Study: Siemens Valor automation solution ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...XJLink-PF40 JTAG controller ASIC Design Services
Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.
Read more...Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
Read more...Seven habits of highly efficient PCB designers ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Design habits that expedite design completion, improve design quality, and enhance productivity are instrumental to highly efficient PCB design. This article lists what designers can do to succeed.
Read more...Perfecting your PCB with DFM analysis ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
From layout to manufacture and testing, a single fabrication holdup can cost a business untold amounts in lost productivity.
printer friendly version