Microchip Technology announced four new 20-output differential clock buffers that exceed PCIe (PCI Express) Gen 5 jitter standards for next-generation data centre applications. The ZL40292 (85 termination) and ZL40293 (100 termination) are specifically designed to meet the new DB2000Q specification, while the ZL40294 (85 termination) and ZL40295 (100 termination) are designed to meet the DB2000QL industry standard. These new devices also meet PCIe Gen 1, 2, 3 and 4 specifications.
Each buffer is an ideal complement to chipsets where distributed clocks are required across several peripheral components, such as central processing units (CPUs), field programmable gate arrays (FPGAs) and physical layers (PHYs) in data centre servers and storage devices, along with many other PCIe applications.
The devices’ low additive jitter of approximately 20 femtoseconds far exceeds the DB2000Q/QL specification of 80 femtoseconds. This gives designers large margins to meet tight timing budgets while achieving increasing data rates. These devices will minimise jitter when distributing clocks to up to 20 outputs, thereby maintaining the integrity and quality of the clock signal through the buffer.
The new buffers achieve low power dissipation and contribute significant savings to power budgets by using low-power high-speed current steering logic (LP-HCSL). Compared to standard HCSL, LP-HCSL consumes one third of the power, leading to a significant decrease in power consumption. This feature also gives customers the ability to drive longer traces on their board, improving signal routing while reducing components and board space. The ZL40292, for example, can eliminate up to 80 termination resistors (four per output) compared to traditional HCSL buffers.
Reference board for cardio monitoring Altron Arrow
Telecoms, Datacoms, Wireless, IoT
The STDES-ESP01 reference board from STMicroelectronics demonstrates the capability of the ST1VAFE6AX and ST1VAFE3BX biosensors to detect ECG and SCG signals.
Read more...ST MCUs extend ultra-low power innovation Altron Arrow
DSP, Micros & Memory
STMicroelectronics has introduced new STM32U3 microcontrollers with cutting-edge power-saving innovations that ease deployment of smart connected tech, especially in remote locations.
Read more...Multicell battery monitoring Altron Arrow
Power Electronics / Power Management
The LTC6811 from Analog Devices is a multicell battery stack monitor that measures up to 12 series connected battery cells with a total measurement error of less than 1,2 mV.
Read more...A new era in modular I/O solutions Rugged Interconnect Technologies
Analogue, Mixed Signal, LSI
Aerospace and defence system designers are demanding scalable and high-performance I/O solutions and while traditional mezzanine standards have proven reliable, they often fall short of meeting modern bandwidth, size, and flexibility requirements.
Read more...High voltage instrument op-amp iCorp Technologies
Analogue, Mixed Signal, LSI
The SGM621B is a high accuracy, high voltage instrumentation amplifier, which is designed to set any gain from 1 to 10 000 with one external resistor.
Read more...Innovative satellite navigation receiver Altron Arrow
Telecoms, Datacoms, Wireless, IoT
STMicroelectronics has released an innovative satellite navigation receiver to democratise precise positioning for automotive and industrial applications.
Read more...LED driver for industrial power supply indication Altron Arrow
Editor's Choice Circuit & System Protection
A simple and small solution for driving an LED to provide visual feedback in the presence/absence of a system’s power using a chip not originally designed for this purpose.
Read more...High-voltage step-down DC-DC converter Altron Arrow
Power Electronics / Power Management
The MAX17793 is a high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs operating over an input voltage range of 3 to 80 V.
Read more...High-speed SAR ADC simplifies design Altron Arrow
Analogue, Mixed Signal, LSI
The ADI AD4080 simplifies data converter integration by integrating a low drift reference buffer, low dropout regulators and a 16K result data FIFO buffer.