Design Automation


Tool suite optimised to provide mixed-mode input support for FPGA design

30 January 2002 Design Automation

Actel has enhanced Libero, its next-generation integrated design environment for field-programmable gate array (FPGA) development and design. In the new release, Libero includes support for mixed-mode design entry input, giving designers the choice of mixing either high-level VHDL or Verilog HDL language blocks with schematic modules within a design. Mixed-mode support enables designers to describe complex functions in HDL and 'stitch' those blocks together using schematic diagrams. This new capability is especially valuable for designers integrating intellectual property (IP) into complex FPGAs where time-to-market and productivity requirements are stringent.

Older design methodologies require a designer to manually re-implement a design module if it was created in a format different from the format of the overall design, says Actel. The enhanced Libero tool suite allows integration of such modules, eliminating the need for re-implementation. This mixed-mode capability has become important as programmable logic design density increases and IP utilisation and design re-use become a necessity.

The Libero tool suite is available in three versions: Platinum, Gold and Silver. Actel's Libero Platinum is a complete tool suite solution with unlimited design capacity and customer support. Libero Gold is for users designing system-level devices of 50 000 gates or less, while Libero Silver offers tool support from entry to programming for Actel devices of 10 000 gates or less, including Actel's eX family and the ProASIC A500K050, and is offered at no charge to qualified designers for one year.

For further information contact Kobus van Rooyen, ASIC Design Services, (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...
Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.

Read more...