Design Automation


Quartus II version 11.0 released

3 August 2011 Design Automation

Altera announced the release of version 11.0 of it Quartus II software for CPLD, FPGA and HardCopy ASIC designs.

The new release features the production release of Altera’s next-generation system integration tool, Qsys. The new Qsys tool features an FPGA-optimised network-on-a-chip (NoC)-based interconnect delivering up to 2x higher interconnect performance compared to SOPC Builder. Qsys improves system scalability for large FPGA designs and enables support for industry standard interfaces (Avalon and AMBA AXI from ARM, etc).

Qsys uses a NoC-based interconnect to deliver higher-performance systems compared to conventional bus and switch fabric architectures. To demonstrate the capabilities of the high-performance interconnect in version 11.0, Altera offers a PCIe to DDR3 reference design built using Qsys. The reference design achieves throughput of over 1400 MBps between a memory-mapped PCIe Gen2 x4 Endpoint and an external DDR3 memory.

The design uses an automatically pipelined, NoC-based interconnect to packetise data for easier and faster transport. The reference design demonstrates how an Altera-provided PCIe IP core saves development time by eliminating the need to develop transaction layer packet (TLP) encoding/decoding logic and by simplifying PCIe protocol interface complexity. Customers can download the reference design from the Qsys page of Altera’s website at www.altera.com/qsys.

Qsys enables designers to develop large, scalable systems with a hierarchical design flow feature. Using hierarchy, designers can divide large FPGA designs that include a high number of IP cores or system components into smaller sub-systems. This hierarchical design flow allows designers to easily manage each sub-system while giving them the ability to add additional sub-systems to the design with minimal impact on system performance.

Qsys delivers flexibility by automatically handling the bridging between multiple interface standards. Designers leveraging Qsys can develop systems using Avalon-based, Qsys-compliant IP cores, and can add IP cores that use a different industry standard interface in the future without replacing the original IP cores. Qsys supports the open-standard Avalon interface with this release. Future releases of Qsys will support additional industry-standard interfaces, such as AMBA AXI from ARM.

Quartus II software version 11.0 provides faster board bring-up through enhancements to the software’s external memory interface toolkit and transceiver toolkit. New performance and monitoring capabilities in the external memory interface toolkit improve productivity by helping achieve maximum memory efficiency. The enhanced transceiver toolkit delivers an improved channel manager interface and an updated transceiver control panel, so designers can optimise their transceivers for improved signal integrity and bring their boards up faster.

For more information contact EBV Electrolink, +27 (0)21 402 1940, [email protected], www.ebv.com



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Latest MotorXpert software drives FOC motors without shunts or sensors
EBV Electrolink Power Electronics / Power Management
Power Integrations has announced MotorXpert v3.0, a software suite for configuration, control and sensing of BLDC inverters that utilise the company’s BridgeSwitch motor-driver ICs.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...
Powering the intelligent edge
EBV Electrolink AI & ML
STMicroelectronics released new devices from the second generation of its industrial MPUs, the STM32MP2 series, to drive future progress in smart factories, smart healthcare, smart buildings, and smart infrastructure.

Read more...
QLC Flash memory using BiCS tech
EBV Electrolink DSP, Micros & Memory
KIOXIA announced it had started shipping its 2 Tb Quad-Level-Cell memory devices with its 8th-generation BiCS FLASH 3D flash memory technology.

Read more...
Integrated POL voltage regulators
EBV Electrolink Power Electronics / Power Management
Infineon’s TDA38807 and TDA38806 are their highest density high-efficiency integrated point-of-load (IPOL) solutions for smart enterprise systems.

Read more...
UFS Flash named Best in Show
EBV Electrolink News
KIOXIA Europe GmbH was named as winner in the Memory & Storage category of the Embedded Computing Design (ECD) electronica Best in Show Awards at the recently held electronica 2024.

Read more...
The power of UWB
EBV Electrolink Editor's Choice Telecoms, Datacoms, Wireless, IoT
Ultra-Wideband, the robust wireless communications technology commonly known as UWB, is such a versatile technology, capable of doing so many different things, that it can be hard to categorise.

Read more...
Trimension family secures car access
EBV Electrolink Telecoms, Datacoms, Wireless, IoT
The Trimension NCJ29Dx family is part of NXP’s portfolio of secure car access system solutions, which includes the NCF3340 NFC controller and the KW37 Bluetooth 5.0 Long-Range MCU.

Read more...
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.

Read more...