Design Automation


Mentor Graphics releases PADS 9.0

22 July 2009 Design Automation

Mentor Graphics recently announced the availability of the next-generation PADS flow with the introduction of PADS 9.0.

This enhanced release adds new levels of functionality, scalability and integration, enabling designers to leverage many of Mentor’s technologies for design, analysis, manufacturing and multidisciplined collaboration. With the scalable PADS 9.0, flow users can cost-effectively design products from basic to highly complex, high-performance and dense PCBs.

New functionality includes the addition of manufacturing and collaboration tools, and powerful thermal, signal and power integrity analysis, as well as many core design entry and layout enhancements.

Consistent with PADS 9.0 scalable flow strategy, Mentor now offers a series of pre-configured PADS suites that address designer’s technology needs cost-effectively. A typical suite configuration includes:

* Design entry including DxDesigner, variant management and data import/translators from competitors’ PCB design systems.

* HyperLynx pre-and post-layout signal integrity simulation, thermal analysis and analog simulation.

* PADS layout with powerful auto-routing, high-speed rule adherence, unlimited database and layers and design reuse.

* Advanced manufacturing rules.

* 3D viewer and integration to multi-disciplined collaboration solutions.

The DxDesigner tool provides complete system design capability in a single user environment. The environment integrates schematic, HDL, analog and PCB design disciplines to accelerate the design process. A 3D viewer has been introduced to the PADS flow which allows users to get a true 3D representation of their design in the PCB environment. The 3D models of components – mechanical parts, such as brackets and enclosures – can be imported to identify mechanical conflicts earlier in the design.

Several enhancements for high-speed design have been made, including routing accordion patterns with arcs, accordion keep-outs, and differential pair tuning to ensure each trace is exactly the same length. Pad stack creation has been enhanced to allow rounded and chamfered corners. New outputs have been introduced in PADS 9.0 including IPC356 netlist and a new ‘flat’ DXF file. Other enhancements include new layer visibility commands, and additional automation objects and methods.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...