Mentor Graphics has made available an open-source SystemVerilog solution for users adopting the open verification methodology (OVM). The solution enables the easy and flexible re-use of legacy verification methodology manual (VMM) code within an OVM environment.
In addition to allowing VMM-based verification components to be re-used within an OVM environment, entire VMM environments can be re-used without modification within an OVM environment through the use of a new OVM/VMM interoperability library that provides the data and semantic conversions between the old and new environments. VMM sequential stimuli can be re-used as well, and integrated with OVM’s sequences, thus preserving and enhancing existing stimulus generation capabilities.
As an active member of the Accellera VIP technical subcommittee (TSC), Mentor has worked with other committee members to define the requirements for interoperability among different verification methodologies. Mentor’s solution conforms to the Accellera VIP-TSC’s set of requirements for SystemVerilog base class library interoperability that was approved by a technical subcommittee vote last December.
Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
Read more...Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.
Read more...Seven habits of highly efficient PCB designers ASIC Design Services
Editor's Choice Manufacturing / Production Technology, Hardware & Services
Design habits that expedite design completion, improve design quality, and enhance productivity are instrumental to highly efficient PCB design. This article lists what designers can do to succeed.
Read more...Perfecting your PCB with DFM analysis ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
From layout to manufacture and testing, a single fabrication holdup can cost a business untold amounts in lost productivity.
Read more...New DFM Analysis solution for PCB layout designers ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
This user-friendly DFM solution allows you to perform fabrication analysis effortlessly through the cloud-based Valor DFM engine.
Read more...Accurate signal integrity analysis for PCB designers ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
Fast, easy, and accurate signal integrity analysis enables designers to efficiently manage rule exploration, definition, and validation, ensuring engineering intent is fully achieved.
Read more...Best practices in PCB design ASIC Design Services
Manufacturing / Production Technology, Hardware & Services
Best practices in PCB design – The 5 pillars of digital transformation for PCB design.
printer friendly version