Design Automation


HDL and system-level design integrated into one tool

14 February 2001 Design Automation

Innoveda is now offering Visual Elite, an advanced HDL and system-level design tool that supports C/C++, VHDL and Verilog modelling with a new state-of-the-art graphical user interface (GUI) and multi-language textual and graphical editors. This next generation of the company's popular Visual HDL tool for high-level graphical and textual design, verification and reuse is the first to provide a single complete environment for C and HDL.

Visual Elite is part of the Innoveda SLD suite. According to Guy Moshe, Senior Vice President of Innoveda's SLD Group and General Manager, Israel, "This advanced tool offers a real breakthrough in the design of systems and hardware blocks, and provides major advances in design scalability. It provides a design platform with a scope that is truly system-wide."

Capabilities

Visual Elite enables users to create C/C++, VHDL and Verilog blocks in a single tool; perform co-simulation of Verilog and VHDL; and co-simulate C/C++ and HDL. Users can generate a virtual prototype of the system (C-based design) that can be linked to the application software for early verification of the software against the system hardware model.

Visual Elite supports system-level design, enabling users to capture and integrate their specification at any level and co-simulate both C++ and HDL, all in the same design environment through a common GUI. Visual HDL users upgrading to Visual Elite will find their design databases can be transferred completely. No data is lost and the application will support all current Visual HDL formats.

Visual Elite's new state machine wizard enables designers to define the essential functional and geometric properties of a state machine in an intuitive, step-by-step process. They can define interfaces and all other declarations in an Excel-like spreadsheet. A comprehensive and fully customisable project manager enables users to manage all kinds of data related to a project. Global system settings and defaults for design-related issues are intuitive and easy to navigate using the new option manager.

Users can add, modify and remove menus and menu entries. New commands can be created via VEL (Visual HDL Extension Language) or Perl scripts. In addition, users can specify a bitmap image to be inserted for documentation purposes in the block diagram, state diagram, flowchart editors, and symbol and templates editors. Freestanding graphic elements can be included in the block diagram, state diagram or flowchart editors.

Innoveda is represented in South Africa by ASIC Design Services. For further information contact Kobus van Rooyen (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

MPLAB PICkit Basic
ASIC Design Services Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.

Read more...
Case Study: Siemens Valor automation solution
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Electronics manufacturer BMK used Siemens Valor to enhance accuracy and speed up bill-of-materials quotations.

Read more...
Accelerating RF PCB design in a 5G world
ASIC Design Services Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.

Read more...
XJLink-PF40 JTAG controller
ASIC Design Services Test & Measurement
XJTAG, a specialist in electronic testing, has released its new XJLink-PF40 JTAG controller together with version 4 of its popular PCB software testing suite.

Read more...
NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.

Read more...
Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.

Read more...