Design Automation


FPGA design environment adds IP generation support

9 August 2006 Design Automation

Actel has released a new version of its Libero integrated design environment (IDE) with new features intended to increase the flexibility, efficiency and performance of designs based on the company's field-programmable gate arrays (FPGAs).

In this Libero IDE 7.2 release, enhanced SmartGen, SmartTime and SmartPower tools offer new capabilities for IP generation to support the Actel Fusion programmable system chip (PSC) offerings. It also offers advanced timing and power analysis functionalities for designers using the Actel Fusion, ProASIC3 and RTAX-S families.

'As more system engineers turn to FPGAs, the Libero IDE 7.2 allows these designers to leverage the capabilities of the Fusion platform whether they are coming from a SoC, mixed-signal, discrete or analog design environment', said Jake Chuang, a senior director at Actel.

For a large variety of commonly used IP functions, the SmartGen tool provides users with design automation functionality to import existing cores and create new ones for their Fusion-based designs. New features include a sample sequencer, a sample sequence configurator and a visual phase-locked loop (PLL) configurator. Further, the state management capability that audits module changes and dependencies can now pass this information directly to Libero, allowing the designer to update all dependent modules with one click. SmartGen now also supports the direct update of nonvolatile memory for analog system blocks, reducing or eliminating lengthy iterations through synthesis.

Actel's SmartTime feature provides static timing analysis capabilities based on industry standards, such as Synopsys Design Constraints (SDC), as well as new visual constraint dialogues, easing the transition from ASICs to mixed-signal FPGAs. Enhancements to Actel's SmartPower power analysis tool enables users to perform detailed power-consumption analysis, helping to conserve power, cut costs and improve design reliability.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

PolarFire SoC Discovery Kit
ASIC Design Services DSP, Micros & Memory
By offering a user-friendly, feature-rich development kit for embedded processing and compute acceleration, Microchip is making emerging technology more accessible to engineers at all levels.

Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.

Read more...
Power efficient mid-range FPGA
ASIC Design Services News
The new imperatives of the intelligent edge – power efficiency, security and reliability – are forcing system architects and design engineers to find new solutions. For the growing number of system designers ...

Read more...
Isolation transformers for high-speed SPE applications
ASIC Design Services Interconnection
Utilising the UWBX patent pending technology, HALO has been able to achieve the high-speed performance needed to meet insertion loss and return loss required for a fully-compliant 2.5GBASE-T1 Ethernet port over single-pair copper cables.

Read more...
MPLAB PICkit 5
ASIC Design Services DSP, Micros & Memory
Microchip Technology’s MPLAB PICkit 5 in-circuit debugger/programmer enables quick prototyping and portable, production-ready programming for all Microchip components, including PIC, dsPIC, AVR, and SAM devices.

Read more...
FPGAs speed up intelligent edge designs
ASIC Design Services Editor's Choice DSP, Micros & Memory
Microchip Technology has added nine new technology- and application-specific solution stacks to its growing collection of mid-range FPGA and SoC support.

Read more...
Updated portable library API
ASIC Design Services DSP, Micros & Memory
The Holt Portable Library API now supports all Holt’s MIL-STD-1553 terminal devices, providing the customer with a layer of abstraction using standardised functions.

Read more...
Successful review for FPGA’s crypto
ASIC Design Services DSP, Micros & Memory
The UK government’s National Cyber Security Centre has reviewed the PolarFire FPGAs, when used with the single-chip crypto design flow, against stringent device-level resiliency requirements.

Read more...
Successful review of PolarFire FPGAs crypto design
ASIC Design Services News
System architects and designers have received acknowledgement of the security of their designs that rely on Microchip Technology’s PolarFire FPGAs.

Read more...
Holt wins premier award
ASIC Design Services News
Holt Integrated Circuits has announced that Raytheon Technologies Corporation, one of the world’s largest defence manufacturers, has recognised Holt with a premier award for performance in 2022 for overall excellence in cost competitiveness.

Read more...