Design Automation


FPGA design environment adds IP generation support

9 August 2006 Design Automation

Actel has released a new version of its Libero integrated design environment (IDE) with new features intended to increase the flexibility, efficiency and performance of designs based on the company's field-programmable gate arrays (FPGAs).

In this Libero IDE 7.2 release, enhanced SmartGen, SmartTime and SmartPower tools offer new capabilities for IP generation to support the Actel Fusion programmable system chip (PSC) offerings. It also offers advanced timing and power analysis functionalities for designers using the Actel Fusion, ProASIC3 and RTAX-S families.

'As more system engineers turn to FPGAs, the Libero IDE 7.2 allows these designers to leverage the capabilities of the Fusion platform whether they are coming from a SoC, mixed-signal, discrete or analog design environment', said Jake Chuang, a senior director at Actel.

For a large variety of commonly used IP functions, the SmartGen tool provides users with design automation functionality to import existing cores and create new ones for their Fusion-based designs. New features include a sample sequencer, a sample sequence configurator and a visual phase-locked loop (PLL) configurator. Further, the state management capability that audits module changes and dependencies can now pass this information directly to Libero, allowing the designer to update all dependent modules with one click. SmartGen now also supports the direct update of nonvolatile memory for analog system blocks, reducing or eliminating lengthy iterations through synthesis.

Actel's SmartTime feature provides static timing analysis capabilities based on industry standards, such as Synopsys Design Constraints (SDC), as well as new visual constraint dialogues, easing the transition from ASICs to mixed-signal FPGAs. Enhancements to Actel's SmartPower power analysis tool enables users to perform detailed power-consumption analysis, helping to conserve power, cut costs and improve design reliability.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.

Read more...
Seven habits of highly efficient PCB designers
ASIC Design Services Editor's Choice Manufacturing / Production Technology, Hardware & Services
Design habits that expedite design completion, improve design quality, and enhance productivity are instrumental to highly efficient PCB design. This article lists what designers can do to succeed.

Read more...
Perfecting your PCB with DFM analysis
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
From layout to manufacture and testing, a single fabrication holdup can cost a business untold amounts in lost productivity.

Read more...
New DFM Analysis solution for PCB layout designers
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
This user-friendly DFM solution allows you to perform fabrication analysis effortlessly through the cloud-based Valor DFM engine.

Read more...
Accurate signal integrity analysis for PCB designers
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
Fast, easy, and accurate signal integrity analysis enables designers to efficiently manage rule exploration, definition, and validation, ensuring engineering intent is fully achieved.

Read more...
Best practices in PCB design
ASIC Design Services Manufacturing / Production Technology, Hardware & Services
Best practices in PCB design – The 5 pillars of digital transformation for PCB design.

Read more...