Xilinx recently introduced Vivado ML Editions, the industry’s first FPGA EDA tool suite based on machine learning (ML) optimisation algorithms, as well as advanced team-based design flows for design time and cost savings. Vivado ML Editions delivers 5x faster compile time and quality of results (QoR) improvements on average 10% for complex designs, compared to the current Vivado HLx Editions.
Vivado ML Editions enables ML-based algorithms that accelerate design closure. The technology features ML-based logic optimisation, delay estimation and intelligent design runs, which automates strategies to reduce timing closure iterations.
Xilinx is also introducing the concept of an Abstract Shell, which allows users to define multiple modules within the system to be compiled incrementally and in parallel. This enables an average compile time reduction of 5x, and up to 17x, compared to traditional full system compilation. Abstract Shell also helps protect a customer’s IP by hiding the design details outside of the modules, critical for applications like FPGA-as-a-Service and value-added system integrators.
In addition, Vivado ML Editions improves collaborative design with Vivado IP Integrator, which enables modular design using the new ‘block design container’ feature. This capability promotes a team-based design methodology and allows for a divide-and-conquer strategy to handle large designs with multisite cooperation.
Unique adaptability features like Dynamic Function eXchange (DFX) enable more efficient use of silicon resources by loading custom hardware accelerators, dynamically at runtime over-the-air. With the ability of DFX to load design modules in a few milliseconds, it opens up new use cases such as a car swapping different vision algorithms during processing of a frame, or a genomic analysis swapping different algorithms in real-time as it sequences DNA.
MPLAB unified compiler licenses
Design Automation
Offering an efficient way to manage multiple licenses, Microchip Technology has launched MPLAB XC unified compiler licenses for its MPLAB XC8, XC16, XC-DSC and XC32 C compilers.
Read more...Artificial intelligence meets embedded development Avnet Silica
DSP, Micros & Memory
Microchip Technology is leveraging the power of artificial intelligence (AI) to assist software developers and embedded engineers in writing and debugging code with the launch of its MPLAB AI Coding Assistant.
Read more...MPLAB PICkit Basic ASIC Design Services
Design Automation
To make its robust programming and debugging capabilities accessible to a wider range of engineers, Microchip Technology has launched the MPLAB PICkit Basic in-circuit debugger.
Read more...PMIC extends life of BLE products Avnet Silica
Power Electronics / Power Management
Nordic Semiconductor’s nPM2100 PMIC incorporates an ultra-efficient boost regulator and a wide range of energy-saving features to significantly extend operating time in non-rechargeable battery applications.
Read more...Accelerating RF PCB design in a 5G world ASIC Design Services
Editor's Choice Design Automation
Billions of IoT devices coming online in the coming years will require RF design capabilities that support ultra-fast 5G speeds.
Read more...Low-noise chip-scale atomic clock Avnet Silica
DSP, Micros & Memory
Microchip Technology has announced its second generation Low-Noise Chip-Scale Atomic Clock, model SA65-LN, in a lower profile height and designed to operate in a wider temperature range.
Read more...Ultra-low-power MCX L microcontroller Avnet Silica
DSP, Micros & Memory
The MCX L series features an Arm Cortex-M33 core, running at up to 96 MHz and a Cortex-M0+ core operating as an ultra-low-power always-on sense domain.
Read more...NECTO Studio has been updated
Design Automation
NECTO Studio V7.1 IDE from MIKROE now includes full programmer and debug support for Microchip tools and also adds support for Microchip’s SAM MCU and STMicroelectronics’ STM32L4 series of ultra-low-power MCUs.
Read more...High-performance driver amplifier Avnet Silica
Telecoms, Datacoms, Wireless, IoT
The QPA0022D driver amplifier is matched to 50 O, with integrated DC blocking caps on both I/O ports for easy handling and simple system integration.
printer friendly version