Xilinx recently introduced Vivado ML Editions, the industry’s first FPGA EDA tool suite based on machine learning (ML) optimisation algorithms, as well as advanced team-based design flows for design time and cost savings. Vivado ML Editions delivers 5x faster compile time and quality of results (QoR) improvements on average 10% for complex designs, compared to the current Vivado HLx Editions.
Vivado ML Editions enables ML-based algorithms that accelerate design closure. The technology features ML-based logic optimisation, delay estimation and intelligent design runs, which automates strategies to reduce timing closure iterations.
Xilinx is also introducing the concept of an Abstract Shell, which allows users to define multiple modules within the system to be compiled incrementally and in parallel. This enables an average compile time reduction of 5x, and up to 17x, compared to traditional full system compilation. Abstract Shell also helps protect a customer’s IP by hiding the design details outside of the modules, critical for applications like FPGA-as-a-Service and value-added system integrators.
In addition, Vivado ML Editions improves collaborative design with Vivado IP Integrator, which enables modular design using the new ‘block design container’ feature. This capability promotes a team-based design methodology and allows for a divide-and-conquer strategy to handle large designs with multisite cooperation.
Unique adaptability features like Dynamic Function eXchange (DFX) enable more efficient use of silicon resources by loading custom hardware accelerators, dynamically at runtime over-the-air. With the ability of DFX to load design modules in a few milliseconds, it opens up new use cases such as a car swapping different vision algorithms during processing of a frame, or a genomic analysis swapping different algorithms in real-time as it sequences DNA.
8-bit MCU with I3C support Avnet Silica
DSP, Micros & Memory
The PIC18-Q20 8-bit microcontrollers from Microchip easily interface with devices operating in multiple voltage domains, and the built-in I3C interface supports higher-speed and lower-power data transfers than I2C.
Read more...Long-range connectivity module Avnet Silica
Telecoms, Datacoms, Wireless, IoT
Digi XBee XR 868 RF Modules support the deployment of long-range connectivity applications, and support point-to-point and mesh networking protocols.
Read more...3D depth sensing sensor Avnet Silica
Telecoms, Datacoms, Wireless, IoT
A recent announcement by STMicroelectronics has revealed an all-in-one, direct Time-of-Flight (dToF) 3D LiDAR (Light Detection And Ranging) module with 2,3k resolution.
Read more...New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.
Read more...Companies collaborate on EnviroMeter Avnet Silica
Test & Measurement
STMicroelectronics and Mobile Physics have joined forces to create EnviroMeter for accurate air-quality monitoring on smartphones. Time-of-flight optical sensing enables an accurate personal air quality monitor and smoke detector.
Read more...Avnet Silica shortlisted for award Avnet Silica
News
Avnet Silica, an Avnet company, was shortlisted in the 2023 European Excellence Awards, which honour the outstanding creativity and achievements of PR and communications professionals in Europe.
Read more...High precision MEMS nano pressure sensor Avnet Silica
DSP, Micros & Memory
The LPS22DF from STMicroelectronics is an ultracompact, piezoresistive, absolute pressure sensor that functions as a digital output barometer.
Read more...Device identification’s critical role in IoT protection Avnet Silica
Telecoms, Datacoms, Wireless, IoT
Each IoT device must have a unique identifier assigned during manufacturing or provisioning which serves as the anchor for device identification, authentication, and communication.
Read more...Low pin count MCU with I3C support Avnet Silica
DSP, Micros & Memory
Leading the way in I3C integration, Microchip Technology has released its PIC18-Q20 family of microcontrollers, the industry’s first low pin count MCUs with up to two I3C peripherals.
printer friendly version