1000-core processor developed
13 July 2016
DSP, Micros & Memory
Computer/Embedded Technology
A microchip containing 1000 independent programmable processors has been designed by a team at the University of California, Davis’ department of electrical and computer engineering. The energy-efficient ‘KiloCore’ chip has a maximum computation rate of 1,78 trillion instructions per second and contains 621 million transistors.
“To the best of our knowledge, it is the world’s first 1000-processor chip and it is the highest clock-rate processor ever designed in a university,” said Bevan Baas, professor of electrical and computer engineering, who led the team that designed the chip architecture. While other multiple-processor chips have been created, none exceed about 300 processors, according to an analysis by Baas’ team. Most were created for research purposes and few are sold commercially. The KiloCore chip was fabricated by IBM using its 32 nm CMOS technology.
Each processor core can run its own small program independently of the others, which is a fundamentally more flexible approach than so-called ‘single-instruction-multiple-data’ approaches utilised by processors such as GPUs (graphics processing units). The idea is to break an application up into many small pieces, each of which can run in parallel on different processors, enabling high throughput with lower energy use, Baas said.
Because each processor is independently clocked, it can shut itself down to further save energy when not needed, said graduate student Brent Bohnenstiehl, who developed the principal architecture. Cores operate at an average maximum clock frequency of 1,78 GHz, and they transfer data directly to each other rather than using a pooled memory area that can become a bottleneck for data.
The chip is the most energy-efficient ‘many-core’ processor ever reported, Baas said. For example, the 1000 processors can execute 115 billion instructions per second while dissipating only 0,7 Watts, low enough to be powered by a single AA battery. The KiloCore chip executes instructions more than 100 times more efficiently than a modern laptop processor.
Applications already developed for the chip include wireless coding/decoding, video processing, encryption, and others involving large amounts of parallel data such as scientific data applications and data centre record processing. The team has completed a compiler and automatic program mapping tools for use in programming the chip.
Further reading:
QuecPython live demonstration
Quectel Wireless Solutions
DSP, Micros & Memory
QuecPython allows designers to adapt Quectel’s modules quickly, with a low-code approach to suit their precise requirements in less time and at reduced cost, while maintaining high security standards.
Read more...
Robust and customisable SBC
Altron Arrow
DSP, Micros & Memory
Pairing the powerful i.MX8M Plus System on Module (SoM) from SolidRun, which features the i.MX 8M Plus SoC from NXP, this high-performance SBC is set to transform industrial environments.
Read more...
New family supports future cryptography
Altron Arrow
DSP, Micros & Memory
NXP has introduced its new i.MX 94 family, which contains an i.MX MPU with an integrated time-sensitive networking (TSN) switch, enabling configurable, secure communications with rich protocol support in industrial and automotive environments.
Read more...
Fast and reliable 4G connectivity worldwide
TRX Electronics
DSP, Micros & Memory
Powered by a powerful Quectel LTE Cat 4 modem, the Arduino Pro 4G module’s fast data throughput and high bandwidths ensure reliable and quick data download and upload, even in remote locations.
Read more...
NXP’s all-purpose microcontroller series
Altron Arrow
DSP, Micros & Memory
NXP has released its MCX A14x and A15x series of all-purpose microcontrollers which are part of the larger MCX portfolio that shares a common Arm Cortex-M33 core platform.
Read more...
ESP32-P4 SoC
iCorp Technologies
DSP, Micros & Memory
Espressif Systems announced its latest SoC, the ESP32-P4 which is powered by a RISC-V CPU, with an AI instructions extension, an advanced memory subsystem, and integrated high-speed peripherals.
Read more...
Microchip SoC FPGA
ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...
QLC Flash memory using BiCS tech
EBV Electrolink
DSP, Micros & Memory
KIOXIA announced it had started shipping its 2 Tb Quad-Level-Cell memory devices with its 8th-generation BiCS FLASH 3D flash memory technology.
Read more...
Low noise 3-axis MEMS accelerometers
Altron Arrow
DSP, Micros & Memory
The ADXL357 and ADXL357B from Analog Devices are digital outputs, low noise density, low 0 g offset drift, low power, three-axis accelerometers with selectable measurement ranges.
Read more...
ST’s biosensing tech enables next-gen wearables
Future Electronics
DSP, Micros & Memory
The highly integrated biosensor device combines an input channel for cardio and neurological sensing, with motion tracking and embedded AI core, for healthcare and fitness applications.
Read more...