Embedded JTAG translator
3 April 2013
Design Automation
CoreCommander for FPGAs, from JTAG Technologies, offers a generic solution based on VHDL code that allows engineers to bridge from the standard JTAG test and programming port (TAP) to proprietary IP cores (eg, DDR controllers, E-net MAC, USB controllers etc.) and harness them for test purposes. The product is aimed primarily at hardware design and test engineers.
The base of CoreCommander for FPGAs uses a translator block to access proprietary IP cores through commonly implemented bus structures such as ‘Wishbone’, AMBA, Avalon and CoreConnect. This translator block, provided as a VHDL module, can be either permanently or temporarily programmed into a gate array.
Linker software provided with the module automatically links the translator block with IP blocks to build the complete (test) design to be programmed in the FPGA.
Use of CoreCommander functions can be either interactive or ‘automatic’ – via library routines in a scripting environment. The interactive mode is intended for use by design engineers to interrogate and control the IP blocks in their FPGA during debug. The automatic mode, however, is more likely to find favour during (at-speed) logic cluster testing in manufacturing.
Together with interconnect testing, logic device ‘cluster’ testing has been one of the mainstays of JTAG/boundary-scan board testing since its inception over 20 years ago.
However, in recent years the capacity of the simple (low-speed) boundary-scan register (BSR) to cope with sophisticated command and control requirements of parts like DDR memory has diminished to the point that tests can be compromised. By harnessing the horsepower built into devices like microprocessors and now FPGAs, JTAG testing allows the connections to timing sensitive devices to be fully tested and at functional speeds.
For more information visit www.jtag.com
Further reading:
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.
Read more...
Altium syncs your design and PCB programming software
EDA Technologies
Design Automation
Altium Designer and Altium 365 can keep track of everything needed in PCB design, PCB programming language, component sourcing, and much more, as an embedded application is developed.
Read more...
New Studio 6 SDK
Design Automation
New Simplicity Studio 6 SDK opens development environment, and opens developers to Series 3.
Read more...
New camera module targets AI and computer vision
Vepac Electronics
Design Automation
Innodisk has announced its shift towards the AI industry with half of its AI development related to image recognition.
Read more...
Engineering the future of automation
Design Automation
As the next great leap forward in mechanisation, industrial automation integrates data into the manufacturing equation through high-input sensors and sensor infrastructures.
Read more...
Fusion 360 gains Ultra Librarian electronics CAD library
Design Automation
Autodesk collaborated with Ultra Librarian to generate this Fusion 360-compatible app that provides users with free verified schematic symbols, PCB footprints, 3D STEP models, and reference designs.
Read more...
ST releases new reference designs for STM32
Altron Arrow
Design Automation
ST Microelectronics has released reference designs for the STM32WL5x and STM32WLEx, allowing new applications to be quickly prototyped.
Read more...
TI releases top five power design tools
Altron Arrow
Design Automation
Texas Instruments has released an online resource combining the top five power design tools available to aid in the next electronic project design.
Read more...
Find tools and help more easily on Mouser’s website
Design Automation
The Services and Tools page and Help Centre give customers the ability to view and track orders, request technical support and data sheets, and place orders.
Read more...
Upgraded AI/ML SDK for PolarFire FPGAs
Altron Arrow
Design Automation
Network sizes have been reduced by 50% by optimising containers for weights and the built-in bit accuracy simulator’s speed has been tripled.
Read more...
printer friendly version