News


Innoveda unbundles ePlanner tool suite

18 July 2001 News

Innoveda has announced it will unbundle the component applications of its ePlanner PCB signal integrity planning tool suite. Starting with Version 2, the CMS Planview and Scratchpad applications will be licensed and priced individually. The unbundling offers designers the flexibility of individually priced tools so they can purchase only what they need. Users also will benefit from a fully redesigned version of Scratchpad, the ePlanner topology design application. It enables PCB designers to model all trace parameters and lets the parameters be varied during analysis to produce multiple simulation runs or 'sweeps'.

Eliminating board spins

"ePlanner gives PCB designers all the necessary tools to design a more robust PCB, saving both time and money along the way," said Rick Almeida, Vice President of Marketing for Innoveda's Product Realization Group. "By planning a PCB design, testing its behavior and structure, and finding appropriate design constraints, multiple board spins and re-designs can become a thing of the past."

Customers using ePlanner during the design phase of a PCB can find, test, and eliminate signal integrity problems in the first PCB spin. PCB designers can analyse any and all PCB nets for potential signal integrity problems, and develop physical design constraints based on the analysis to help ensure a working end-product. The PCB physical constraints are established and evaluated through electrical analysis of the actual PCB design, imported to the ePlanner environment. Physical construction of a design, including net termination, net routing and scheduling, and component selection and placement all can be tested to ensure a quality design.

The ePlanner tools include: ePlanner CMS (Constraint Management System), a spreadsheet application for entering, testing and managing the physical and electrical constraints of a PCB design. ePlanner Planview, a prototyping application for PCB component placement and net routing. ePlanner Analysis, which utilises Innoveda's XTK transmission line and cross-talk simulation engine to enable PCB designers to analyse PCB nets and evaluate electrical results such as delay, overshoot, and cross-talk. ePlanner Scratchpad, the significantly enhanced general purpose net topology editor that will allow PCB designers to design net topologies or extract net topologies from an imported PCB design. ePlanner Scratchpad includes ePlanner Analysis.

For further information contact Kobus van Rooyen, ASIC Design Services, (011) 315 8316, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Microchip SoC FPGA
ASIC Design Services DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.

Read more...
Technical resource centre for smart cities
News
Mouser’s infrastructure and smart cities content hub features comprehensive articles, blogs, eBooks, and products from Mouser’s technical team and trusted manufacturing partners.

Read more...
UFS Flash named Best in Show
EBV Electrolink News
KIOXIA Europe GmbH was named as winner in the Memory & Storage category of the Embedded Computing Design (ECD) electronica Best in Show Awards at the recently held electronica 2024.

Read more...
Save the date for Securex South Africa 2025
News
Home to Africa’s largest collection of security solutions, Securex South Africa returns to Gallagher Convention Centre in Midrand from 3 to 5 June 2025.

Read more...
Development kit for MIL-STD-1553 dual transceiver
ASIC Design Services Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.

Read more...
Trina Storage ranked in top 10
News
Amidst the global energy storage market, Trina Storage has once again earned recognition from authoritative institutions with its outstanding innovation capabilities and global layout.

Read more...
2025 outlook for DRAM is poor
News
According to TrendForce, weak demand outlook and rising inventory and supply forecast to pressure DRAM prices down for 2025.

Read more...
Development kit for programmable 16-channel low-side driver
ASIC Design Services DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.

Read more...
Microchip’s RTG4 FPGAs achieve highest space qualification
ASIC Design Services DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.

Read more...
Price hike to challenge energy reforms
News
Eskom’s proposed 44% price hike could undermine renewable energy gains despite tech innovation.

Read more...