DSP, Micros & Memory


Baseband DSP supports MAC and PHY functions

25 June 2008 DSP, Micros & Memory

By combining the math of PHY processing with the logic of MAC processing onto a single chip, Texas Instruments has advanced the functionality of digital signal processors (DSPs) for complex, multiprocessing beyond 3G cellular infrastructure applications such as HSPA/HSPA+, LTE and WiMAX Wave 2. This new single-core 1 GHz DSP also delivers high data throughput and reduced latency for high quality of service, and potentially eliminates the need for a costly RISC co-processor.

By nature, DSPs are exceptional tools for performing the same math task repeatedly at very high speeds. However, their functionality is generally limited when the task requires logic, a function typically performed by a hardwired co-processor with customised software to perform the task. By enhancing the memory and cache performance, coupled with the high-performance TMS320C64x+ core, the new TMS320TCI6484 DSP reaches high levels of functionality. It also includes additional high performance accelerators and peripheral interfaces which are optimised for cellular infrastructure products.

Efficient MAC-layer processing in wireless base-stations hinges upon available memory and rapid access to stored data. The TCI6484 designers boosted the Level 2 cache memory by 4x versus previous generations. The larger on-chip cache memory stores frequently used instructions, keeping them closer at hand and eliminating the time spent accessing data stored on slower, external memory.

Data that is stored externally can be accessed faster than previous chips with the double data rate (DDR2) memory interface. Faster access reduces latency - a major obstacle for data-intensive applications such as realtime conferencing and streaming media. Not only is latency reduced but the TCI6484 supports symbol rate processing at 34 Mbps, making it an ideal platform for high-density, low-cost base-stations. The chip supports symbol rate processing needed for multiple sectors or carriers for multiple air interfaces including GSM-EDGE, Evolved EDGE, WCDMA, HSPA/HSPA+, TDS-CDMA, WiMAX Wave 2 and LTE.

The TCI6484 leverages the same 1 GHz TMS320C64x+ core found in other DSPs from TI, making it code compatible with previous generations. TI also offers optimised software libraries for WiMAX Wave 2, LTE and HSPA+. These libraries enable higher channel density as well as lower power per channel. System level testing can be accomplished with a hardware development card that supports two TCI6484 devices.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

General-purpose evaluation board
Altron Arrow DSP, Micros & Memory
Based on the 32-bit Arm Cortex-M7 S32K3 MCU in a 172 HDQFP package, the S32K3X4EVB-T172 offers dual cores configured in lockstep mode, ASIL D safety hardware, and HSE security engine.

Read more...
Webinar: Game-changing Matter standard
EBV Electrolink Telecoms, Datacoms, Wireless, IoT
Join Infineon for an exclusive one-hour webinar with EBV Elektronik, exploring the groundbreaking Matter standard, and its profound implications for the future of smart homes.

Read more...
Unlock power efficiency with the new generation of ultra-low-power MCUs
DSP, Micros & Memory
STMicroelectronics has announced a one-hour webinar on its STM32U0, the company’s latest generation of entry-level, ultra-low-power MCUs.

Read more...
Using AMD HLS to supercharge your design performance
DSP, Micros & Memory
This workshop explores the power and capabilities of High-Level Synthesis (AMD Vitis HLS) to dramatically accelerate embedded software to hardware speeds.

Read more...
The 8-bit survival syndrome – Part 2
DSP, Micros & Memory
Just like the 4-bit pre-microcontroller, the 8-bit MCU has been finding ways to stick around. Their features and speeds have been improving, offering competitive reasons to work with them.

Read more...
Enhanced code protection for USB µC portfolio
Future Electronics DSP, Micros & Memory
To help easily incorporate USB power and communication functionality into embedded systems, Microchip Technology has launched the AVR DU family of microcontrollers.

Read more...
General-purpose MCU with RISC-V architecture
EBV Electrolink DSP, Micros & Memory
Renesas has released a general-purpose MCU to enhance its existing RISC-V portfolio, and this is its first MCU using a RISC-V core developed internally at the company.

Read more...
8-bit MCU with I3C support
Avnet Silica DSP, Micros & Memory
The PIC18-Q20 8-bit microcontrollers from Microchip easily interface with devices operating in multiple voltage domains, and the built-in I3C interface supports higher-speed and lower-power data transfers than I2C.

Read more...
An evolutionary step in customisable logic
Altron Arrow DSP, Micros & Memory
Microchip Technology is offering a tailored hardware solution with the launch of its PIC16F13145 family of microcontrollers, which are outfitted with a new Configurable Logic Block module.

Read more...
AI-native IoT platform launched
EBV Electrolink AI & ML
These highly-integrated Linux and Android SoCs from Synaptics are optimised for consumer, enterprise, and industrial applications and deliver an ‘out-of-the-box’ edge AI experience.

Read more...