DSP, Micros & Memory


Baseband DSP supports MAC and PHY functions

25 June 2008 DSP, Micros & Memory

By combining the math of PHY processing with the logic of MAC processing onto a single chip, Texas Instruments has advanced the functionality of digital signal processors (DSPs) for complex, multiprocessing beyond 3G cellular infrastructure applications such as HSPA/HSPA+, LTE and WiMAX Wave 2. This new single-core 1 GHz DSP also delivers high data throughput and reduced latency for high quality of service, and potentially eliminates the need for a costly RISC co-processor.

By nature, DSPs are exceptional tools for performing the same math task repeatedly at very high speeds. However, their functionality is generally limited when the task requires logic, a function typically performed by a hardwired co-processor with customised software to perform the task. By enhancing the memory and cache performance, coupled with the high-performance TMS320C64x+ core, the new TMS320TCI6484 DSP reaches high levels of functionality. It also includes additional high performance accelerators and peripheral interfaces which are optimised for cellular infrastructure products.

Efficient MAC-layer processing in wireless base-stations hinges upon available memory and rapid access to stored data. The TCI6484 designers boosted the Level 2 cache memory by 4x versus previous generations. The larger on-chip cache memory stores frequently used instructions, keeping them closer at hand and eliminating the time spent accessing data stored on slower, external memory.

Data that is stored externally can be accessed faster than previous chips with the double data rate (DDR2) memory interface. Faster access reduces latency - a major obstacle for data-intensive applications such as realtime conferencing and streaming media. Not only is latency reduced but the TCI6484 supports symbol rate processing at 34 Mbps, making it an ideal platform for high-density, low-cost base-stations. The chip supports symbol rate processing needed for multiple sectors or carriers for multiple air interfaces including GSM-EDGE, Evolved EDGE, WCDMA, HSPA/HSPA+, TDS-CDMA, WiMAX Wave 2 and LTE.

The TCI6484 leverages the same 1 GHz TMS320C64x+ core found in other DSPs from TI, making it code compatible with previous generations. TI also offers optimised software libraries for WiMAX Wave 2, LTE and HSPA+. These libraries enable higher channel density as well as lower power per channel. System level testing can be accomplished with a hardware development card that supports two TCI6484 devices.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Latest MotorXpert software drives FOC motors without shunts or sensors
EBV Electrolink Power Electronics / Power Management
Power Integrations has announced MotorXpert v3.0, a software suite for configuration, control and sensing of BLDC inverters that utilise the company’s BridgeSwitch motor-driver ICs.

Read more...
Arduino platform with Analog Devices technology for flexible industrial control
Altron Arrow Editor's Choice DSP, Micros & Memory
Software-configurable systems enable industrial OEMs to deliver unprecedented flexibility to the factory floor, while simplifying product complexity.

Read more...
Advanced eMMC storage solutions
Future Electronics DSP, Micros & Memory
Alliance Memory provides advanced NAND flash memory storage solutions that follow the JEDEC eMMC v5.1 standard to meet the growing demand for efficient, high-capacity storage solutions in today’s digital era.

Read more...
NPU in the most powerful STM32 processor
Future Electronics DSP, Micros & Memory
The STM32N6 is STMicroelectronics’ newest and most powerful STM32 and the first to come with the company’s Neural-ART Accelerator, a custom NPU capable of 600 GOPS.

Read more...
Low-noise chip-scale atomic clock
Avnet Silica DSP, Micros & Memory
Microchip Technology has announced its second generation Low-Noise Chip-Scale Atomic Clock, model SA65-LN, in a lower profile height and designed to operate in a wider temperature range.

Read more...
ESP32-C6 achieves Thread 1.4 certification
iCorp Technologies DSP, Micros & Memory
The ESP32-C6 has achieved Thread 1.4 Interoperability Certification, offering secure commissioning, advanced diagnostics, enhanced internet connectivity with Thread over Infrastructure, and optimised energy-efficient device roles.

Read more...
PCIe Gen 4 16-lane switch
RS South Africa DSP, Micros & Memory
Microchip’s PCI100x devices deliver high performance and cost efficiency for any application where accelerated or specialised computing is used.

Read more...
Ultra-low-power MCX L microcontroller
Avnet Silica DSP, Micros & Memory
The MCX L series features an Arm Cortex-M33 core, running at up to 96 MHz and a Cortex-M0+ core operating as an ultra-low-power always-on sense domain.

Read more...
Webinar: AMD Vitus Unified Software Platform
DSP, Micros & Memory
By mastering this bi-directional workflow to efficiently transition between AMD Vitis and AMD Vivado environments, design engineers will be able to maximise their productivity.

Read more...
Low-cost i.MX development board
Altron Arrow DSP, Micros & Memory
The FRDM i.MX 93 development board from NXP is a low-cost and compact development board featuring the i.MX93 applications processor.

Read more...