DSP, Micros & Memory


Controller for dual industrial motor drives

6 February 2008 DSP, Micros & Memory

Renesas has launched its latest member of the SuperH lineup of products; the SH7285 has been designed for the high-end drives, AC servos and general-purpose inverter markets.

It offers up to 768 KB of fast MONOS (metal oxide nitride oxide silicon) embedded Flash enabling the CPU clock to run at 100 MHz. It has all the features and characteristics necessary to control two high-end industrial drives.

The device is one of the first of Renesas' embedded Flash controllers to make use of the powerful SH-2A core. This core, an enhanced version of Renesas' SH-2 core and having a superscalar architecture, has two execution units in the pipeline. Allowing two instructions to be processed concurrently, code can be executed up to twice as fast as the CPU clock. In addition, its Harvard-based architecture ensures that no bus conflicts occur between instruction fetch and data access. The SH-2A also features the addition of an optional floating point unit (FPU) and provides an upgrade path for codes needing faster DSP functionality.

The core's CPU registers are now arranged in 'banks', with the 19 registers being mirrored 15 times. Using this technique, an interrupt subroutine can use a second set of registers leaving the current ones ready for use upon return from the interrupt subroutine. This means that the registers do not need to be popped onto and back from the stack, providing a quicker return from the interrupt subroutine. As a result, the response time to an interrupt request (IRQ) is as quick as a simple branch instruction.

The SH7285 offers a comprehensive MTU2 timer unit with six channels of 16-bit timers, support for up to 16 input capture/output compare functions, and three-phase PWM capability for electrical motors. Additional motor control features are enabled by a quadrature encoder feedback capability and a special channel that can measure dead times at the power stage, thus enabling both the shortest possible dead times for highest efficiency and safe, non-destructive operation of the power stage. The MTU2 also incorporates additional safety features with its port output enable (POE) pins that provide a faster and more deterministic response time to ensure safe and quick shutdown of the motor. Also included is an MTU2S peripheral, which is simply a subset of the MTU2; this means that the SH7285 can drive two vector controlled industrial inverters simultaneously.

The IC hosts two ADCs with four channels each, 12-bit resolution and 1,0 μs conversion time. Each ADC can be triggered by the MTU2 with an additional defined delay time to support algorithms such as single-shunt motor drive. Single-shunt motor drive is a technology that has replaced expensive shunt resistors in motors using CPU calculation power. For a small additional increase in microcontroller cost, designers can replace several Rands worth of shunts and so achieve significantly lower system cost in applications such as pumps, fans and vacuum cleaners.

The SH7285 also includes a USB2.0 module, five SCI channels, one SSU (synchronous serial communication unit) channel and one IIC channel. The peripheral set is complemented by a watchdog timer, two channels of compare-match timers, 32 KB or 24 KB of RAM and comes in a 144-pin package that operates at 5 V ±10% or 3,3 V ±10%.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Memory for asset tracking
Altron Arrow DSP, Micros & Memory
The Page EEPROM, ST’s latest memory, has been designed for efficient datalogging and fast firmware upload/download in battery-operated devices.

Read more...
Engineered for high-reliability applications
Future Electronics DSP, Micros & Memory
The MCX E series of Arm Cortex-M4F and Arm Cortex-M7 microcontrollers from NXP are engineered for demanding industrial and IoT environments.

Read more...
NXP’s development platform guide
DSP, Micros & Memory
Choosing between the FRDM i.MX 93, FRDM i.MX 91 and FRDM i.MX 91S development platforms can be intimidating, but once designers understand how each platform aligns with their application’s requirements, the decision becomes straightforward.

Read more...
XJTAG launches two new Flash programmers
ASIC Design Services DSP, Micros & Memory
XJTAG has announced XJExpress and XJExpress-FPGA, a pair of Flash programmers perfect for development, debug and in-service applications.

Read more...
Processor offers competitive solution for advanced HMIs
Future Electronics DSP, Micros & Memory
The new RZ/A3M microprocessor from Renesas features 128 Mbytes of fast DDR3L DRAM memory for system cost reduction, and supports 1280 x 800 px video resolution at a rate of 30 frames/s.

Read more...
ESP32-C6 achieves PSA-L2
iCorp Technologies DSP, Micros & Memory
Espressif Systems recently announced that its ESP32-C6 microcontroller has achieved PSA Certified Level 2 (PSA-L2) security certification, making it the first RISC-V-based MCU to reach this level.

Read more...
Microprocessor with integrated NPU
Avnet Silica DSP, Micros & Memory
The RZ/G3E from Renesas is a microprocessor integrated with quad CPU and NPU in one chip, improving power efficiency, reliability, and security.

Read more...
Nordic Semiconductor launches nRF Connect SDK Bare Metal option for nRF54L series
Avnet Silica DSP, Micros & Memory
This is a new, RTOS-independent software solution for Bluetooth LE development, designed to ease developers’ migration from the legacy nRF5 SDK and nRF52 series to the next-generation nRF54L series.

Read more...
Dual-core support in NECTO Studio
DSP, Micros & Memory
MIKROE recently announced that version 7.3.0 of its NECTO Studio Integrated Development Environment now supports dual-core MCUs, allowing designers to program and debug each core independently.

Read more...
Post Quantum Cryptographic firmware library
DSP, Micros & Memory
The STM32 post-quantum cryptographic library enables developers to satisfy application requirements for any combination of data integrity, confidentiality, identification/authentication, and nonrepudiation.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved