Design Automation


Design analysis: the importance of EDA post processing

1 November 2006 Design Automation

Ref: z2920151m

EDA software tools include simulation, post processing, and physical design. With the exception of the physical design software, the post-processor is the tool designers use the most. The post-processing capability of an EDA software package is crucial for enabling designers to analyse their simulation results, make design decisions, and create documentation. This article covers the characteristics of a post-processor that are present in a world-class EDA software package, and includes many examples.

The process of designing a circuit includes choosing a topology, running preliminary simulations (which may include tuning, parameter sweeps, optimisation, and design of experiments or sensitivity analysis), and running statistical simulations to determine manufacturability. When the device is manufactured, the designer may want to compare how well the actual measured results agree with simulations. The capabilities of the postprocessor determine how efficiently all of these steps may be carried out. If your postprocessor lacks some of these capabilities or they are difficult to utilise, your designs may be under-characterised and sub-optimal. Your design efficiency may be considerably less than that of designers who have access to the full features and capabilities of a leading post-processor (see below: Features and capabilities of a world-class post-processor).

The post-processor is not just about plots, listing columns, and text. It is also the ability of a simulator to take the raw data (voltages and currents) it generates and compute specifications such as gain, conversion loss, ACPR (adjacent channel power ratio), noise figure, etc. A good post-processor will enable you to set up, before the simulation, what you are going to compute, and allow you to create new plots and carry out new calculations on the data after the simulation is finished.

Features and capabilities of a world-class post-processor

A top-class post-processor (or data display) should allow you to:

* Mix equations, plots, and text together. It should have a high degree of flexibility.

* Re-use post-processing setups. Once you have setup your data display to show all the performance characteristics of a mixer, for example, you (or a colleague) should be able to re-use it when designing or simulating a different mixer.

* Place limit lines on a plot to determine whether a design satisfies its specifications or not.

* Plot responses versus swept design parameters to enable you to determine optimal parameter values.

* Plot responses versus multiple variables (such as scatter plots in a statistical simulation) to enable you to determine which design parameters matter the most (and thus require tight control, if possible) and which can be ignored.

* Use markers placed on a trace to compute something else.

* Plot contours of responses versus two different swept variables.

* Perform on-screen editing of the data being plotted, as well as the limits of the x and y-axes.

* Use a marker to select a single value of a swept parameter and plot the response for that single value.

* Keep track of simulation setup conditions and variables and record them automatically for documentation purposes.

* Add text in arbitrary locations, as well as vary the font and size of the text to make it as readable as possible.

* Add a plot legend to enable you to distinguish among multiple traces on a plot.

* Carry out various computations via numerous built-in functions.

* Get started quickly rather than having to re-invent everything from scratch. It should be well documented and have hundreds of examples included with the software or that may be downloaded.

* Easily change plot scales, and zoom in or out on or scroll through data.

* Parameterise traces by variables. For example, change the bandwidth of a computed spectrum by just using on-screen editing to change a ‘bandwidth’ variable.

* Automatically create complex displays that are identical to measurement instrumentation (such as an eye-diagram or vector signal analyser display.)

* Easily export results to spreadsheets or text files.

* Easily compare results from different simulations.

* Place markers on traces that automatically track the maximum, minimum, peaks, or valleys.

* Store traces in history mode, so you can see easily how much a response changes when you modify the design and re-run the simulation.

* Go back and review simulation results at a later date without having to re-run the simulation.

Examples

Here we will illustrate the advantages of a flexible and powerful post-processor data display tool through various examples.

Figure 1 shows the results of an harmonic balance simulation of a VCO (voltage-controlled oscillator), in which the tuning voltage was swept. The steady-state frequency and spectrum for each value of the tuning voltage was computed. The figure shows the steady-state waveforms, spectra, fundamental frequency, and tuning sensitivity. Also included is a plot of the differential output voltage from a separate transient simulation.

Figure 1: VCO simulation results, including swept harmonic balance and transient data, data both plotted and listed, text for documentation, and the use of functions. You are able to see at a glance the shape of the waveforms, the tuning range, tuning sensitivity, harmonic distortion, turn-on time, etc
Figure 1: VCO simulation results, including swept harmonic balance and transient data, data both plotted and listed, text for documentation, and the use of functions. You are able to see at a glance the shape of the waveforms, the tuning range, tuning sensitivity, harmonic distortion, turn-on time, etc

Figure 1 also shows the range of oscillation frequencies, given the tuning voltage range of 0 to 2,5 V, the variation in signal amplitude, as well as the harmonic levels. This display can easily be modified to add or delete plots, re-arrange the layout of the plots, add pages, etc. Figure 2 shows the addition of a plot legend to the plot of the steady-state waveforms.

Figure 2: Plot with a plot legend. Tell at a glance which trace corresponds to a particular swept parameter value
Figure 2: Plot with a plot legend. Tell at a glance which trace corresponds to a particular swept parameter value

Figures 3a and 3b show a comparison of the VCO’s tuning characteristics (fundamental frequency versus tuning voltage) when simulated using a lumped-element equivalent circuit for the spiral inductor and when using S-parameters generated by an EM (electromagnetic) simulation of the spiral.

Figure 3a: Plot results from two different simulation setups, for comparison. Delta marker mode may be turned on to compute the difference more precisely, or you could use an equation: FreqDelta=VCO_wEM_IndModel..freq[1]-HB.freq[1], as shown in Figure 3b
Figure 3a: Plot results from two different simulation setups, for comparison. Delta marker mode may be turned on to compute the difference more precisely, or you could use an equation: FreqDelta=VCO_wEM_IndModel..freq[1]-HB.freq[1], as shown in Figure 3b

Figure 3b: Using an equation to compute the frequency difference more precisely
Figure 3b: Using an equation to compute the frequency difference more precisely

The plot indicates there is a 150 to 200 MHz increase in the fundamental frequency of the VCO when the EM results are used to model the spiral. The red (lower) trace comes from a 'VCO_wLumpedIndModel' dataset (given in the default dataset name field in the upper left corner), which uses a lumped element equivalent circuit, whereas the blue trace comes from a 'VCO_wEM_IndModel' dataset. You may change the data displayed in all the plots at one time by just changing the default dataset name.

Figure 4 shows the variation in fundamental frequency and amplitude versus temperature and tuning voltage. The permute() function is used to change the order of the independent variables, which changes the x-axis variable and enables you to view the same data in a different way. The plots indicate how much more the fundamental frequency varies with temperature when the tuning voltage is near 0 volts than when it is near 2,5 V.

Figure 4: Two ways of viewing the same data using the permute() function. The lower plots clearly highlight the variation with temperature
Figure 4: Two ways of viewing the same data using the permute() function. The lower plots clearly highlight the variation with temperature

Figure 5 shows the gain, noise figure, input return loss, and reverse isolation of an LNA (low-noise amplifier) simulated under typical conditions and four corner cases. Limit lines for the specifications are included.

Figure 5: Corner analysis results with limit lines. These limit lines clearly indicate that the performance specification will not be met over all corner conditions
Figure 5: Corner analysis results with limit lines. These limit lines clearly indicate that the performance specification will not be met over all corner conditions

Figure 6 shows noise, available gain, and stability circles, as well as optimal source and load impedances of an LNA device. This plot is parameterised in two ways. There is a marker for selecting the analysis frequency (RF frequency) and a marker GammaS for selecting a source reflection coefficient anywhere on the Smith Chart.

Figure 6: Noise, available gain, and stability circles, as well as optimal source and load impedances. The noise figure, gain, and optimal load impedance are computed and displayed instantly whenever you move either the RF frequency or GammaS markers
Figure 6: Noise, available gain, and stability circles, as well as optimal source and load impedances. The noise figure, gain, and optimal load impedance are computed and displayed instantly whenever you move either the RF frequency or GammaS markers

Figure 7 shows a clearer picture of the GammaS marker.

Figure 7: Close-up of the GammaS marker, noise, available gain, and stability circles. The black dot shows the optimal load impedance if you choose GammaS as the source impedance
Figure 7: Close-up of the GammaS marker, noise, available gain, and stability circles. The black dot shows the optimal load impedance if you choose GammaS as the source impedance

The source impedance corresponding to the GammaS location, as well as the noise figure, the corresponding optimal load impedance, and transducer power gain are all computed and displayed. The equations that carry out these computations are all on a separate page of the data display, which may be modified. You may 'hide' equations you do not need to look at regularly on page 2, for example, and display only the plots and results you need to study on page 1 (there is no limit to the number of pages.)

Figure 8 shows mixer noise figure and conversion gain contours. The contours are a function of the real and imaginary parts of the source impedance.

Figure 8: Mixer noise figure and available gain contour lines versus source impedance. These indicate the optimal source impedances for both gain and noise figure, as well as how rapidly these quantities change with source impedance
Figure 8: Mixer noise figure and available gain contour lines versus source impedance. These indicate the optimal source impedances for both gain and noise figure, as well as how rapidly these quantities change with source impedance

The contours indicate the optimal values for the source impedance, depending on whether you want the minimum noise figure or maximum conversion gain. The contours also indicate how rapidly the noise figure and conversion gain vary with the source impedance. You can easily change the spacing between the contour lines, as well as the number of lines drawn.

Figure 9 shows the frequency response of a baseband, tunable, analog filter, for different values of the tuning voltage, Vt.

Figure 9: Variation in the corner frequency of a tunable, baseband, analog filter. The plot at right is the result of copying the plot at left and then zooming in on the frequency response near the corner. You may display both the zoomed-in response as well as the coarse response simultaneously, enabling you to see ‘the big picture’ and fine detail at a glance
Figure 9: Variation in the corner frequency of a tunable, baseband, analog filter. The plot at right is the result of copying the plot at left and then zooming in on the frequency response near the corner. You may display both the zoomed-in response as well as the coarse response simultaneously, enabling you to see ‘the big picture’ and fine detail at a glance

Figure 10 shows the variation in the IP3 (TOI) point and voltage conversion gain versus a swept parameter, GateWidthCS, the gate width of a current source FET.

Figure 10: Variation in the IP3 point and conversion gain versus a swept parameter. This plot tells you how much of a trade-off you can make between these two responses by changing the value of GateWidthCS
Figure 10: Variation in the IP3 point and conversion gain versus a swept parameter. This plot tells you how much of a trade-off you can make between these two responses by changing the value of GateWidthCS

The plot indicates that the IP3 point increases about 4 dB, whereas the voltage conversion gain degrades by about 0,4 dB as the GateWidthCS parameter is increased from 56 μm to 80 μm.

Figure 11 shows the voltage gain and gain compression, intermodulation distortion, and IP3 point calculation versus input signal amplitude.

Figure 11: Two-tone IP3 and gain compression simulation results. Indicates what the input and output amplitudes are at the 1dB gain compression point, input and output IP3 points, as well as the slopes of the fundamental and intermodulation distortion terms, at a glance
Figure 11: Two-tone IP3 and gain compression simulation results. Indicates what the input and output amplitudes are at the 1dB gain compression point, input and output IP3 points, as well as the slopes of the fundamental and intermodulation distortion terms, at a glance

IP3 is computed from a simple geometric extrapolation that assumes the intermodulation distortion terms increase at a 3 dB/dB slope and that the fundamental terms increase at a 1 dB/dB slope. The diff() function is used to make sure this assumption is correct (it is at low enough input signal levels, but clearly not near compression.) Also, the interp() function, which interpolates between simulated data points, is used to obtain higher resolution in the gain compression plots.

Figure 12 shows a graphical method of extrapolating the IP3 point. Equations placed on the same page are used to calculate the two lines and their intersection.

Figure 12: Graphical IP3 point extrapolation
Figure 12: Graphical IP3 point extrapolation

Figures 13 through 16 are created from several pages of listing columns and plots that are generated automatically by one simulation (called a Wireless Test Bench) using an 802.11b Wireless LAN signal.

Figure 13: 802.11b signal envelope
Figure 13: 802.11b signal envelope

Figure 14: Output constellation diagram
Figure 14: Output constellation diagram

Figure 15: Output spectrum with spectral mask specification
Figure 15: Output spectrum with spectral mask specification

Figure 16: EVM (error vector magnitude) data
Figure 16: EVM (error vector magnitude) data

Figure 17 shows load pull simulation contours of constant power delivered and constant power-added efficiency (PAE.) The red Xs show the actually-simulated load impedances. Marker m3 may be moved to any of these Xs, and the PAE, power delivered, and impedance values in the boxes will be updated.

Figure 17: Power amplifier load pull simulation results. Move marker to see PAE, power delivered, and input reflection coefficient corresponding to any simulated load impedance. These data are all updated instantly since the simulation results are saved
Figure 17: Power amplifier load pull simulation results. Move marker to see PAE, power delivered, and input reflection coefficient corresponding to any simulated load impedance. These data are all updated instantly since the simulation results are saved

Figure 18 shows several waveforms in a track and hold circuit. The initial sample point from the 'held' waveform is determined by the marker m1 location.

Figure 18: Generating samples of waveforms from a track and hold circuit. The initial sample point is set arbitrarily by moving the marker, which will update all subsequent sample points. This enables you to see graphically whether the circuit may be operated as intended, or not
Figure 18: Generating samples of waveforms from a track and hold circuit. The initial sample point is set arbitrarily by moving the marker, which will update all subsequent sample points. This enables you to see graphically whether the circuit may be operated as intended, or not

A spectrum is computed from the sample points, shown in Figure 19.

Figure 19: Sample points and spectrum computed from points between markers m2 and m3. Using markers in a Fourier transform equation enable you to select the part of a signal you want to transform
Figure 19: Sample points and spectrum computed from points between markers m2 and m3. Using markers in a Fourier transform equation enable you to select the part of a signal you want to transform

Figure 20 shows another example of the mixture of text, equations, listing columns, and plots to explain the steps required to generate a baseband modulated signal with an arbitrary carrier frequency.

Figure 20: Mixing text, equations, plots, and listing columns to document how to generate a baseband modulated signal with an arbitrary carrier frequency
Figure 20: Mixing text, equations, plots, and listing columns to document how to generate a baseband modulated signal with an arbitrary carrier frequency

Figure 21 displays and shows measurements on an eye diagram. This display mimics that of an Agilent Digital Communications Analyser. The measurements are derived from the instrument.

Figure 21: Eye diagram display and measurements look the same as the test instrument you use to make these measurements. You get most of the same functionality and the same look and feel of the instrument
Figure 21: Eye diagram display and measurements look the same as the test instrument you use to make these measurements. You get most of the same functionality and the same look and feel of the instrument

Summary

This article has outlined and shown examples of some of the important features and capabilities that should be present in the post-processor of a top-class EDA design software package. All of the presentations are from Agilent’s EEsof EDA, Advanced Design System (ADS), or RF Design Environment (RFDE). The examples shown represent only a small fraction of what the post-processor is capable of doing. For more information about Agilent’s EEsof EDA products, see http://eesof.tm.agilent.com

About the author: Andy Howard, applications engineer, joined HP in 1985 as a development engineer designing microwave circuits. He spent a year in Japan as a systems engineer before becoming an HP EEsof applications engineer in 1993. His applications work has included simulating noise in nonlinear circuits, high-yield design techniques (design of experiments), circuit envelope applications, and Agilent ADS and RFDE examples. He developed the ADS Amplifier DesignGuide, and also worked on the Mixer DesignGuide. He designed a highspeed prescaler IC using Agilent’s RFIC Dynamic Link that was fabricated using IBM’s SiGe process. He is the author of the RFIC Flow Workshop. He graduated from U.C. Berkeley, BSEE, 1983, and MSEE, 1985. He was a visiting researcher for one year at NEC's Central Research Labs in Japan while a graduate student, and is fluent in Japanese. He has published more than 20 magazine articles, HP or Agilent seminar papers, and application notes.

For more information contact Jacqui Saul, RF Design, +27 (0)21 555 8400, [email protected]



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

3,75 GHz RF inductor
RF Design Passive Components
The ceramic chip wire wound inductor from Coilcraft features a DC resistance of 1 O, a DC current of 175 mA, and a self-resonant frequency of 3,75 GHz.

Read more...
IoT in a Box
RF Design Telecoms, Datacoms, Wireless, IoT
RAKwireless and Datacake have collaborated on a solution called ‘Real IoT in a Box’ to address the complexities of deploying IoT solutions, particularly when it comes to LoRaWAN.

Read more...
Direction-finding antenna board
RF Design Telecoms, Datacoms, Wireless, IoT
u-blox’s ANT-B11 Bluetooth 5.1 direction-finding antenna board is a compact Bluetooth Low-Energy angle-of-arrival antenna and sensor board combined.

Read more...
DC to 40 GHz termination
RF Design Enclosures, Racks, Cabinets & Panel Products
The TS400HM from Inmet by Spectrum Control is a 50 O termination that operates from DC to 40 GHz, and can handle an average input power of 1 W.

Read more...
Multi-band satellite modules
RF Design Telecoms, Datacoms, Wireless, IoT
The UBX-R52/S52 Series from u-blox are Multi-band LTE-M/NB-IoT/Satellite Modules that operate in 3GPP cellular bands from 450 MHz to 2,46 GHz and 1,5 to 1,7 GHz for satellite connectivity.

Read more...
IO Ninja debugging tool
RF Design News
Tibbo has released a major update to IO Ninja, its versatile communications debugging tool for Windows, Linux, and macOS.

Read more...
5G RedCap and its current environment
RF Design Telecoms, Datacoms, Wireless, IoT
5G RedCap is expected to be a key driver of the transition from 4G to 5G technology for many IoT applications.

Read more...
Altium provides free training
Design Automation
There is no longer any excuse not to master Altium Designer with the company now offering both advanced instructor-led three-day training and an on-demand video series.

Read more...
2 GHz RF amplifier
RF Design Telecoms, Datacoms, Wireless, IoT
The GRF9461 from Guerrilla RF is an RF gain block that operates from 40 MHz to 2,0 GHz and provides a gain of 19,8 dB with a noise figure of 1,8 dB.

Read more...
All-new NarrowBand-Internet of Things platform
RF Design Telecoms, Datacoms, Wireless, IoT
Cavli’s C42GM is an LTE CAT M/NB1/NB2 compatible IoT-Smart Module that comes with an integrated eSIM (MMF2) provision resulting in its globe roaming capability.

Read more...