News


3D ICs from carbon nanotubes

17 February 2010 News

A team of researchers from Stanford University has developed three-dimensional (3D) carbon nanotube circuits for the first time.

These novel circuits are expected to enhance the speed of computing and thereby reduce their power consumption. Developing carbon nanotube circuit-based computers could realistically take another 10 years, but the Stanford team has developed a method to manufacture stacked circuits using carbon nanotubes. These circuits also have the capability to cram more power in a defined area, thereby dissipating waste heat.

A recent study performed by the team of researchers at IBM’s Watson Research Centre showed that, for a given total power consumption, the circuit developed from carbon nanotubes is five times faster than that of conventional silicon chips. Traditionally used silicon chips can be miniaturised, but at the same time, the desired performance from the silicon chips is not achieved. There is therefore a need for an alternate material that can be used to miniaturise the circuits and at the same time maintain device performance.

In the past, researchers have achieved success in developing carbon nanotube-based transistors, but scaling them onto the circuits has been a challenge. This challenge could possibly be overcome by the methodology developed by the team at Stanford. Using this methodology, it might be possible to develop complex nanotube circuits, despite the limitations posed by the fabrication material.

Initially the team at Stanford grew arrays of nanotubes on quartz substrate to manufacture circuits. Some nanotubes grew in straight lines while a few of them in a crooked manner. A team of chemists was appointed to work on methods that can be used to grow nanotubes in a straight line. The grown nanotubes contained both semiconducting and metallic nanotubes.

Further, the team developed a method to manufacture circuits using metallic carbon nanotubes using a ‘dumb’ layout. A stamp was used to transfer the flat lying aligned carbon nanotube arrays on to a silicon wafer. Further metal electrodes were placed above the nanotubes. An insulating layer that acts as a back gate was placed in between the silicon and the nanotubes. This allowed the researchers to switch off the semiconducting nanotubes before using the metal electrodes to burn out the metallic nanotubes with a blast of electricity. A top gate is added in such a way that it does not connect with any of the misaligned nanotubes. The metal electrodes are removed by etching, as they are not required for the final circuit.

Further, to develop a 3D nanotube circuit, the team repeated the stamping and electrode growth process to stack the required number of layers before the etching process. The process demonstrated by the team is a novel way of stacking as many layers as possible, as it is performed at a low temperature that does not melt the metal electrical contact under the layers. Until now the team has fabricated nanotube arrays of 10 nanotubes per micrometre. To avail a better performance, the team is working on methods to fabricate 100 nanotubes per micrometre. The team is also working on methods for developing complex integrated circuits.

For more information contact Patrick Cairns, Frost & Sullivan, +27 (0)18 464 2402, [email protected], www.frost.com





Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

Electronic News Digest
News
A brief synopsis of current global news relating to the electronic engineering fields with regards to company finances, general company news, and engineering technologies.

Read more...
Jemstech to produce PCB assemblies for Kamstrup
Jemstech News
Jemstech is pleased to announce that they have successfully concluded a supplier agreement with Kamstrup A/S in Denmark, a leading supplier of intelligent metering solutions in the global market.

Read more...
New appointments at Hiconnex
Hiconnex News
Hiconnex, a leading provider of electronic components and solutions, has announced key appointments to support its continued growth and commitments to its clients.

Read more...
FoundriesFactory service more affordable for smaller OEMs
News
Foundries.io has announced a new, tiered pricing scheme which reduces the cost of its highly regarded FoundriesFactory service for OEMs in the development phase of a new edge AI or Linux OS-based product.

Read more...
DMASS 2024 results
News
The semiconductor business faced a severe downturn, with a 31,9% decrease compared to 2023 and a 30,3% drop in Q4 2024 compared to the same period last year.

Read more...
Using satellite comms to end copper theft
News
According to Transnet COO Solly Letsoalo, the scourge of copper theft could be a thing of the past by eliminating the use of copper cabling and switching to a satellite communication system.

Read more...
Strategic merger: Etion Create and Nanoteq
Etion Create News
Reunert has announced the successful merger of two business units within the Applied Electronics Segment, namely Etion Create and Nanoteq, effective 1 October 2024.

Read more...
Securex South Africa 2025
Specialised Exhibitions News
Securex South Africa 2025 is co-located with A-OSH EXPO, Facilities Management Expo, and Firexpo to provide a time-saver for visitors looking for holistic solutions for their facilities.

Read more...
Chinese AI causes Silicon Valley stocks to tumble
News
Many stocks took a downward spike, with Nvidia being the hardest hit, losing 16,9% after one day’s trading.

Read more...
Silicon Labs 4th quarter results
News
Silicon Labs has reported financial results for the fourth quarter with highlights including a total revenue of $166 million and Home & Life revenue up 11% to $78 million.

Read more...