Lattice Semiconductor has announced Version 8.0 of its ispLEVER FPGA design tool suite, which includes many enhancements for the design of high-speed double data rate (DDR) interfaces for the LatticeECP3 FPGA family.
These enhancements include automatic interface code generation to increase design productivity and reduce coding errors, as well as enhanced timing analysis that provides more transparency to circuit timing details.
The IPexpress tool can now generate the HDL for the most appropriate generic DDR interface based on user requirements such as direction, speed and bus width. This HDL has been specifically designed and validated for high-performance, robust operation. For the ECP3 family, certain DDR interfaces can now be implemented with much higher pin layout flexibility.
Since an important part of robust DDR interface operation is a clean transfer between the I/O and fabric clock domains, the trace static timing analysis report has been enhanced to include a ‘Timing Rule Check’ section that specifically analyses these clock domain transfers. This is done automatically and does not require users to define additional timing constraints. The IPexpress tool can now also optionally generate the complete I/O-specific circuitry for proprietary DDR memory interfaces, allowing designers to focus solely on the controller logic of their DDR1 and DDR2 DRAM interfaces.
Continuous improvement and innovation in place and route algorithms enable ispLEVER 8.0 software to complete large, congested designs 30% faster than with the previous ispLEVER 7.2 SP2 release.
Lattice continues to enhance and expand support for the innovative open source 32-bit RISC LatticeMico32 ecosystem. The GNU compiler (GCC) has been upgraded to version 4.3.0, which enables higher system performance and more flexible code deployment options. The tri-speed MAC IP can now be interconnected into higher throughput configurations. The component library now includes a dual port on-chip memory to enable high-speed information passing between Wishbone bus masters, and an enhanced SPI Flash controller allows both read and write access.
Accelerate development of AI-enabled embedded systems
Design Automation
ADI’s CodeFusion Studio (CFS) is a modern embedded software development platform aimed at accelerating the creation of AI-enabled embedded systems.
Read more...EMC limits and levels Altron Arrow
Editor's Choice Circuit & System Protection
As soon as electronics and electrical systems started interfering with each other, the world had to come to some consensus. Considering physics is universal and does not care about what country electrical/electronic products are used in, it should be the same everywhere, right? It is nearly there, but not quite.
Read more...Introducing STM32CubeMX2 Altron Arrow
Design Automation
STMicroelectronics has launched STM32CubeMX2, a new evolution of its popular configuration and code generation tool for STM32 microcontrollers.
Read more...Next-gen SPE Altron Arrow
Telecoms, Datacoms, Wireless, IoT
Next-generation 100/1000BASE-T1 Single Pair Ethernet PHYs integrate MACsec security, time sensitive networking, and functional safety.
Read more...Industrial vibration sensing simplified Altron Arrow
Analogue, Mixed Signal, LSI
The IIS3DWBG1 from STMicroelectronics is a high performance, three-axis digital vibration sensor engineered for demanding industrial applications where accurate motion monitoring is essential.
Read more...AI assistant for STM32 developers
Design Automation
The STMicroelectronics STM32 Sidekick is an AI-driven assistant fully integrated into the STM32 ecosystem designed to streamline embedded development using STM32 microcontrollers.
Read more...Cost-effective microcontroller series Altron Arrow
DSP, Micros & Memory
The STM32C5 series from STMicroelectronics delivers an excellent balance of performance, efficiency, and affordability for embedded designs that require more capability without increasing bill of materials cost.
Read more...Understanding two key tools for cleaner serial data Altron Arrow
Editor's Choice Analogue, Mixed Signal, LSI
Understanding how pre-emphasis and equalisation works, and when to use one over the other, is critical when designing reliable high-speed systems.
Read more...Next-gen robotic systems initiative EBV Electrolink
Design Automation
EBV Elektronik recently introduced MOVE – Driving Robotics Forward, a new initiative designed by EBV Elektronik‘s Embedded Solutions team to support the development of next-generation robotic systems.
While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.
printer friendly version