DSP, Micros & Memory


Ultra high-speed microcontroller

8 November 2000 DSP, Micros & Memory

Dallas Semiconductor has announced a new DS89C420 ultra high-speed microcontroller. The new DS89C420 microcontroller is claimed to set a new speed record for 8051 type microcontrollers: one instruction per clock cycle at a maximum clock speed of 50 MHz. At 50 MIPS, the DS89C420 is 50 times faster than the original 8051 architecture. A unique feature is a 16 KB flash memory that can be programmed at different points in product manufacture or even within the target application.

According to the manufacturer, the DS89C420 hyper speed results from its latest redesign of the 8051 processor core. DS89C420 flash offers three programming modes. With in-system mode, an on-chip boot loader is used to open the flash memory to access through the serial port. With in-application mode, the on-chip memory management unit alternates memory blocks so that application software can execute in one block while the other is erased and programmed. Third, the DS89C420 supports standard Flash or EPROM programmers.

Frank Taylor, Dallas' Product Manager for microcontrollers, said, "Aside from design compatibility, all microcontrollers remain subject to one major performance gauge: the speed at which they execute instructions. The need for faster processing led to Dallas' first redesign of the 8051, which reduced the number of clock cycles per machine instruction from 12 to 4.

"This performance increase enables our 8051 design to more than meet the challenge from RISC (reduced instruction set computer) chips which reduce the program instruction set to achieve speed. It potentially takes several RISC instructions to achieve the same result as one 8051 instruction. The DS89C420 has both superior speed and the power of the full 8051 instruction set."

The 8 bit 8051 chip architecture remains popular in embedded systems design, which includes computer subsystems and peripherals, appliances, data and communications equipment, transportation, and industrial controls. The DS89C420 remains 100% pin and instruction-set compatible with existing 8051-based systems, but with speed that challenges RISC chips and with flexibility that extends flash programming.

The DS89C420 features two data pointers that can be used to move blocks of data both forwards and backwards. This unique capability to automatically increment or decrement the data pointer reduces the number of instruction steps and increases the speed of operation. Other resources include 13 interrupt sources with five priority levels instead of three, three 16-bit timer/counters and a watchdog timer. An internal clock divider circuit enables Power Management Mode, where the DS89C420 selects a processing speed based on software input and maintains all processes at lower power states without shutting down. Additionally, a clock multiplier is included to allow full-speed operation from lower speed, more readily available crystals.



Credit(s)



Share this article:
Share via emailShare via LinkedInPrint this page

Further reading:

ESP32-S31 for advanced IoT
iCorp Technologies DSP, Micros & Memory
At the heart of the device is a dual-core 32-bit RISC-V MCU operating at up to 320 MHz, delivering 6,86 CoreMark/MHz performance with MMU support for efficient memory management.

Read more...
Cortex-M33 performance for cost-sensitive designs
Future Electronics DSP, Micros & Memory
The STM32C5 series from STMicroelectronics introduces a new generation of entry-level microcontrollers engineered to deliver enhanced processing capability, modern security, and cost-effective scalability for connected embedded applications.

Read more...
Memory shortage 2026: Engineering implications for South Africa
DSP, Micros & Memory
[Sponsored] Addressing this challenge requires system-level thinking and adoption with McKinsey Electronics providing the engineering and sourcing framework required to maintain system resilience despite ongoing global constraints.

Read more...
Cost-effective microcontroller series
Altron Arrow DSP, Micros & Memory
The STM32C5 series from STMicroelectronics delivers an excellent balance of performance, efficiency, and affordability for embedded designs that require more capability without increasing bill of materials cost.

Read more...
Battery-friendly Thread and BLE solution
iCorp Technologies DSP, Micros & Memory
Positioned as an incremental upgrade to the ESP32-H2, Espressif’s ESP32-H21 adds an integrated DC-DC converter that reduces active current draw and helps extend battery life in power-sensitive consumer and industrial devices.

Read more...
Next generation HMI processing platform
Future Electronics DSP, Micros & Memory
Microchip’s latest hybrid MCU SiP integrates an Arm926EJ-S processor with 512 Mb of DDR2 SDRAM and is engineered to meet the rising demand for sophisticated HMI solutions in modern vehicles.

Read more...
Real-time monitoring for smart power distribution
CST Electronics Test & Measurement
By leveraging high-precision measurement, high-speed wave-recording, and AI-enabled analytics, the InHand Wireless Overhead-lines System empowers power utilities to accurately identify line faults and perform comprehensive load analysis.

Read more...
Low-power SoC for IoT designs
iCorp Technologies DSP, Micros & Memory
Espressif’s ESP32-H4 is a dual-core 32-bit RISC-V SoC designed for battery-powered wireless products that require low energy consumption, strong security, and modern connectivity.

Read more...
Chip for high-density power
Future Electronics DSP, Micros & Memory
Microchip’s dsPIC33AK256MPS306 Digital Signal Controllers combine high-resolution control, high-speed analogue, and security with support for post-quantum cryptography.

Read more...
The end of ‘entry-level’: STMicroelectronics’ STM32C5 sets a new baseline for embedded systems
DSP, Micros & Memory
[Sponsored] Instead of incrementally improving legacy Cortex-M0+ architectures, STM32C5 introduces a Cortex-M33-based platform into the entry-level category. This changes not only performance expectations, but also how engineers approach system architecture, consolidation, and long-term scalability.

Read more...









While every effort has been made to ensure the accuracy of the information contained herein, the publisher and its agents cannot be held responsible for any errors contained, or any loss incurred as a result. Articles published do not necessarily reflect the views of the publishers. The editor reserves the right to alter or cut copy. Articles submitted are deemed to have been cleared for publication. Advertisements and company contact details are published as provided by the advertiser. Technews Publishing (Pty) Ltd cannot be held responsible for the accuracy or veracity of supplied material.




© Technews Publishing (Pty) Ltd | All Rights Reserved