XJTAG has released version 3.2 of its boundary scan development system, with a focus on enabling engineers to test boards for which they do not have access to a netlist. A new feature allows users to create projects within XJDeveloper for boards without netlists, using just BDSL files for the JTAG devices. Connections between these devices are derived from a working board and automatically added to the project.
This new feature is particularly useful to repair engineers, who are often required to work on boards without having access to a netlist. Where previously they would not be able to use boundary scan, or be delayed by having to seek out these netlists from their customers before beginning any work, testing can now begin without delay.
The ‘no netlist’ feature also allows engineers to add non-JTAG devices to these projects, simply by specifying how they are connected to the JTAG devices on the board. They can then be tested using XJEase Library files, which improves test coverage and saves the time and effort otherwise required to physically test these devices using probes.
With the 3.2 release, XJDeveloper now also contains a graphical debugger, for use when developing XJEase code. Standard debugger features such as breakpoints and a watch window for monitoring and changing XJEase variables will help improve efficiency when developing new tests.
Microchip SoC FPGA ASIC Design Services
DSP, Micros & Memory
Microchip Technology introduced the RT PolarFire SoC FPGA, the first real-time Linux capable, RISC-V-based microprocessor subsystem on a proven RT PolarFire FPGA platform.
Read more...Technical resource centre for smart cities
News
Mouser’s infrastructure and smart cities content hub features comprehensive articles, blogs, eBooks, and products from Mouser’s technical team and trusted manufacturing partners.
Read more...UFS Flash named Best in Show EBV Electrolink
News
KIOXIA Europe GmbH was named as winner in the Memory & Storage category of the Embedded Computing Design (ECD) electronica Best in Show Awards at the recently held electronica 2024.
Read more...Development kit for MIL-STD-1553 dual transceiver ASIC Design Services
Telecoms, Datacoms, Wireless, IoT
Holt Integrated Circuits has announced the introduction of ADK-1592, a development kit designed to help customers interface Holt’s recently announced HI-1592 radiation hardened transceiver.
Read more...Trina Storage ranked in top 10
News
Amidst the global energy storage market, Trina Storage has once again earned recognition from authoritative institutions with its outstanding innovation capabilities and global layout.
Read more...2025 outlook for DRAM is poor
News
According to TrendForce, weak demand outlook and rising inventory and supply forecast to pressure DRAM prices down for 2025.
Read more...Development kit for programmable 16-channel low-side driver ASIC Design Services
DSP, Micros & Memory
Holt Integrated Circuits has announced the introduction of ADK-84216, a development kit designed to demonstrate the features of Holt’s recently announced programmable 16-channel low-side driver, HI-84216.
Read more...Microchip’s RTG4 FPGAs achieve highest space qualification ASIC Design Services
DSP, Micros & Memory
QML Class V is the highest level of qualification for space components, and a necessary step to satisfy mission-assurance requirements on the most critical space missions such as human-rated, deep space, and national security programmes.
printer friendly version